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Abstract—This paper reports slow-scale instability in a
single-stage power-factor-correction (PFC) power supply, which
is a popular design solution for low power applications. The
circuit employs a cascade configuration of a boost converter and
a forward converter, which share an active switch and operate
in discontinuous-conduction mode (DCM), to provide input PFC
and tight output regulation. Main results are given by “exact”
cycle-by-cycle circuit simulations. The effect of the slow-scale
instability on the attainable power factor is illustrated in terms of
total harmonic distortion which can be found by taking the fast
Fourier transform of the input current. The slow-scale instability
usually manifests itself as local oscillations within a line cycle.
Based on the critical condition of DCM for the buck converter, the
underlying mechanism of such instability is further investigated.
It has been found that border collision is the underlying cause of
the phenomenon. Moreover, it has been shown that the border
collision observed here is effectively a nonsmooth Neimark–Sacker
bifurcation. Finally, experimental results are presented for veri-
fication purposes.
Index Terms—Power-factor correction (PFC), single-stage PFC
power supply, instability, border collision.
I. INTRODUCTION
POWER-FACTOR correction (PFC) has become an impor-tant design consideration for switching power supplies [1],
[2]. For low power applications (below 200 W), the single-stage
isolated PFC power supply (SSIPP) proposed by Redl et al.
[3] is a cost effective design solution to provide PFC and tight
output regulation. Basically, the circuit of SSIPP employs a cas-
cade structure consisting of a boost PFC converter and a for-
ward converter for output regulation. Being a single-stage con-
verter, the SSIPP uses only one active switch and mandato-
rily operates the PFC stage in discontinuous-conduction mode
(DCM) to achieve automatic PFC function and to maintain a
fixed (load-independent) voltage stress in the storage capacitor
which sits between the two stages. Thanks to these advantages,
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the SSIPP has become a popular choice for low power applica-
tions, and hence has received a great deal of attention in the past
decade [4]–[6].
Recently, studies of nonlinear dynamics of switching power
converter circuits have identified various kinds of bifurcation
behaviors in a number of simple dc-dc converters under some
typical control configurations (see [7]–[10], and references
therein). Such studies have also been extended to the PFC con-
verters, which are actually ac-dc converters with a near unity
input power factor. For the boost PFC preregulators operating
in continuous-conduction mode (CCM), it has been found
that both fast-scale and low-frequency instabilities can occur
in some selected parameter regions [11]–[14]. For the SSIPP
operating with DCM boost stage and DCM (or CCM) forward
stage, it has also been reported that fast-scale instability may
take place if the system parameters are chosen inappropriately
[15], [16]. It has also been shown previously that the low-fre-
quency instability problem may worsen the harmonic distortion
of the input current, whereas the fast-scale instability problem
may impose higher current stresses on the switching devices.
Thus, the study of instability in PFC converters has a practical
motivation and results arising from such study will be useful
for practical design considerations. Slow-scale and fast-scale
instabilities were first used to describe low-frequency oscilla-
tion and period-doubling bifurcation of a voltage-mode buck
converter operating in CCM, respectively [17]. In the study
of simple dc-dc converters, we focus on a time scale which
commensurates with the switching period. In PFC converters,
however, an additional time scale that commensurates with
the line period becomes equally important. In practice, the
line frequency is much lower than the switching frequency.
Thus, in PFC converters, instability may be considered under
two time scales. First, fast-scale instability/bifurcation refers
mainly to bifurcations emerging from the switching-frequency
orbits, such as the usual period-doubling bifurcation at the
switching frequency [13]–[16]. Second, bifurcations emerging
from line-frequency orbits are referred to as line-frequency
instability/bifurcation [11], [12]. In this paper, we report a
totally different type of instability observed in the complete
single-stage PFC power supply, in which both the PFC boost
preregulator and the forward output regulator are originally
designed to operate in DCM. The instability reported in this
paper usually manifests itself as a local oscillation within a
line cycle. Hence, the observed instability seems to be “faster”
than line-frequency instability, but “slower” than fast-scale
instability. To consist with the technical terms used in the
context of dc-dc converters, the instability observed here is
called slow-scale instability/bifurcation. Strictly speaking, the
slow-scale instability/bifurcation may also cover line-frequency
1549-8328/$25.00 © 2007 IEEE
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Fig. 1. SSIPP [3]. This circuit consists of a boost front-end PFC converter and
a forward converter. Transformer isolation allows sharing of active switch by
the two cascading stages [5], [6]. For the sake of simplicity, the core reset ar-
rangement is not shown in this figure.
Fig. 2. Equivalent circuit model of the SSIPP under PI control.
instability/bifurcation mentioned above. However, in the study
of PFC converters, we exclude line-frequency instability/bifur-
cation from slow-scale instability/bifurcation which only refers
to bifurcation emerging from the low-frequency oscillation
within the a line cycle.
We will present our main findings as follows. First, through
“exact” cycle-by-cycle simulations, we will show that power
factor can be drastically degraded when slow-scale instability
occurs. This is very important in practice because it will seri-
ously affect the performance of the SSIPP. We will then inves-
tigate the underlying mechanism of the degradation of power
factor along with the occurrence of slow-scale instability by ob-
serving the operation mode of both the PFC boost preregulator
and the forward output regulator. We find that the slow-scale
instability is essentially caused by border collision, which in-
volves alterations of operating mode within the line cycle. From
the analysis, we can derive the boundary of normal operation
in any suitably chosen parameter space. Finally, we will show
some experimental results to verify our findings from simula-
tions.
II. SYSTEM DESCRIPTION
A. Operating Principle of SSIPP
Fig. 1 shows the simplified schematic of the SSIPP under
study [3]. The system can be considered as a cascade connection
of a boost converter and a forward converter. The two converters
share the same active switch . The duty cycle of switch is
used to regulate the output voltage via a voltage feedback loop.
Moreover, by virtue of DCM operation, the boost preregulator
can automatically achieve the PFC function.
The equivalent circuit model of the SSIPP under study is
shown in Fig. 2. Here, a proportional-integral (PI) feedback
Fig. 3. Typical current waveforms of the SSIPP. Both the boost and the for-
ward stages operate in DCM, and the corresponding equivalent circuit presents
a sequence of switch states as “ABDE” in a switching cycle.
control loop is applied to synchronously drive the switches
and via a pulsewidth-modulation (PWM) signal.1 The PWM
signal is generated by comparing the control voltage and
the ramp signal . The ramp signal is given by
(1)
where and are the lower and upper thresholds of the
ramp, and is the switching period. The switches are turned
on when , and turned off when .
B. Exact State Equations
When both the boost and the forward stages operate in DCM,
five switch states may appear during a switching cycle.
State A: and are on, and are off.
State B: and are off, and are on.
State C: and are off, is on and is off.
State D: and are off, is off and is on.
State E: and are off, and are off.
Generally, the sequence of switch states follow the order
given above. However, State C and State D can not both appear
in a switching cycle because exact synchronous switching
of the diodes is not possible in practice. The typical current
waveforms are illustrated in Fig. 3, in which State C does not
exist as the forward stage has a relatively larger inductance. In
addition, it should be noted that if the boost (forward) stage
operates in CCM, State D (State C) and State E will not appear
in the sequence of switch states. This must be taken care of in
the cycle-by-cycle circuit simulations.
Now, we can give the exact state equation corresponding to
each switch state as follows:
for state
for state
for state
for state
for state
(2)
where is the state vector defined as
(3)
1Different from the proportional control used in [15] and [16], PI control is
employed in our study as it is more typical in industrial applications.
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Fig. 4. Simulations for R = 37:9 
. (a) Waveforms of i and v . (b) Peak values of i . (c) Phase portrait of peak values of i and v . (d) Waveform of i .
(e) Enlarged waveforms of i (lower) and i (upper). (f) Harmonic spectrum of i .
and the system matrices and are given as
(4)
(5)
(6)
(7)
(8)
(9)
(10)
where is the input sinusoidal voltage, is the dc
gain of the PI controller, is the time constant of the
PI controller, and the other component symbols are as defined
in Fig. 2.
III. SLOW-SCALE INSTABILITY FROM CIRCUIT SIMULATIONS
In this section, we will present the observations of slow-scale
instability of the SSIPP. Our simulation is based on the exact
piecewise switched model described in the foregoing section.
Since practicing engineers are usually interested in the perfor-
mance of SSIPP as the output power varies, we will accordingly
observe the dynamical behaviors as the output power is changed.
In our study, we will only change the load resistor and keep
other circuit parameters fixed.2 The circuit parameters used in
our simulations are shown in Table I.
2The output power equals V =R, where V = V (1 + R1=R2) is the
expected regulated output voltage in the steady state.
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Fig. 5. Simulations for R = 20:2 
. (a) Waveforms of i and v . (b) Peak values of i . (c) Phase portrait of peak values of i and v . (d) Waveform of i . (e)
Enlarged waveforms of i (lower) and i . (f) Harmonic spectrum of i .
TABLE I
CIRCUIT PARAMETERS USED IN SIMULATIONS
A. Stable Operation
When the load resistor is large, e.g., (i.e., the
output power is 5.94 W), the SSIPP can work in stable oper-
ation. Fig. 4(a) shows the time-domain waveforms of and
. In order to see the change in dynamical behavior clearly,
we collect the sampled peak values for and the corresponding
values for during each switching period in the steady state.
Fig. 4(b) shows the peak values of and Fig. 4(c) shows the
phase portrait of the peak values of and . To observe the
operation mode of the inductor , the time-domain waveform
of is also given in Fig. 4(d). The enlargements of and
are shown in Fig. 4(e), which clearly illustrate DCM operation
of both and .
Since the power factor is of practical importance in the SSIPP,
we also calculate the total harmonic distortion (THD) using fast
Fourier transform (FFT) [18]. Here, we make use of the func-
tion “fft” in Matlab environment, where the sampling frequency
and the length of FFT are set to 2 MHz and 40000 points, re-
spectively. In the calculation of FFT and THD, two points are
worth mentioning.
1) In the calculation of FFT, the waveform of is purposely
“un-rectified” such that its fundamental frequency equals
the line frequency, i.e., 50 Hz.
2) In the calculation of THD, the frequency components
higher than 10 kHz are ignored as a filter is always there
to remove the switching ripples of the input current.
In our simulations, all FFT and THD calculations are obtained
in the way described above.
Fig. 4(f) shows the harmonic spectrum of . The power factor
is 0.98, which is adequate for most practical applications.
B. Onset of Slow-Scale Instability
We now gradually decrease the load resistance to obtain a
larger output power. When the load resistor is adjusted to
(i.e., the output power is 11.14 W), the slow-scale in-
stability begins to develop with a very small amplitude of .
Fig. 5(a) shows the time-domain waveforms of and .
Fig. 5(b) and (c) also shows the distortion of the peak values
of . The time-domain waveform of is presented in Fig. 5(d)
from which we observe CCM operation of in some time inter-
vals. Fig. 5(e) shows the enlargements of and , which illus-
trate DCM operation of and the appearance of CCM opera-
tion of in some time intervals. Nonetheless, the power factor
still maintains to be as high as 0.97 since the small distortion
of contributes little to the harmonic spectrum, as shown in
Fig. 5(f).
The slow-scale instability occurs as the load resistance de-
creases. When the load resistor reaches (i.e., the output
power is 12.10 W), the oscillation of and becomes sig-
nificant, as shown in Fig. 6(a)–(c). Obviously, the magnitude of
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Fig. 6. Simulations for R = 18:6 
. (a) Waveforms of i and v . (b) Peak values of i . (c) Phase portrait of peak values of i and v . (d) Waveform of i .
(e) Enlarged waveforms of i (lower) and i (upper). (f) Harmonic spectrum of i .
the oscillation is larger than that for . Meanwhile, it
can be readily recognized that there are approximately 31 oscil-
lating periods included in a line cycle. Consequently, these local
oscillations manifest as spectral spikes in the harmonic spec-
trum, as shown in Fig. 6(f), where the local oscillation around
31st harmonics can be clearly observed. As a result, the power
factor decreases to 0.93. In addition, the time-domain waveform
of is given in Fig. 6(d) and the enlargements of and are
shown in Fig. 6(e), which clearly illustrate DCM operation of
and the appearance of CCM operation of in some time in-
tervals.
C. “Deep” Slow-Scale Instability
When the load resistance is decreased to (i.e., the
output power is 16.19 W), the slow-scale instability becomes
quite serious. As shown in Fig. 7(a)–(c), we can observe that the
system oscillates with a very large amplitude. Consequently, the
power factor falls drastically to 0.73. Obviously, the PFC func-
tion has failed completely. The time-domain waveform of is
given in Fig. 7(d) and the enlargements of and are shown in
Fig. 7(e), which clearly illustrate the entry into CCM operation
of both and in some time intervals. Additionally, Fig. 7(f)
shows the harmonic spectrum of , where a large amount of
harmonics is observed.
IV. EFFECT OF SLOW-SCALE INSTABILITY ON POWER FACTOR
In this section, we will look more closely at the effects of
slow-scale instability on power factor. Fig. 8 shows the variation
of the power factor as the load resistance decreases. To clearly
investigate the influence of the slow-scale instability on the cir-
cuit operation, we specifically observe the variation of operating
mode as the load resistance changes. For brevity, we denote the
operating mode in which both the PFC boost preregulator and
forward output regulator operate in DCM by DCM–DCM. Like-
wise, we denote the operating mode in which the PFC boost
preregulator operates in DCM and the forward output regulator
operates in mixed-conduction mode (MCM)3 by DCM–MCM.
Similarly, MCM–MCM means that both the PFC boost prereg-
ulator and the forward output regulator operate in MCM.
As mentioned in the previous section, the slow-scale insta-
bility appears around . From Fig. 8, we can see
that the power factor begins to drop when the load resistance
decreases below this critical point. Meanwhile, the operating
mode is changed from DCM–DCM to DCM–MCM, which im-
plies the occurrence of border collision due to the variation of
operating mode of the system [19]. The power factor will further
decrease as the load resistance continues to decrease. We can
also observe another border collision which occurs around
with the operation mode changed from DCM–MCM to
MCM–MCM. Clearly, the power factor is greatly affected by
the load resistance (or the output power as the output voltage is
fixed here) due to the occurrence of slow-scale instabilities.
V. BORDER COLLISION: CAUSE OF
SLOW-SCALE INSTABILITY
We have pointed out the occurrence of border collision when
the load resistance decreases. Now, we will explain how it
leads to slow-scale instability and the corresponding drop of
the power factor. Moreover, we will also discuss some details
on the border collision observed here.
3When the converter operates in MCM, both DCM and CCM exist in the line
cycle.
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Fig. 7. Simulations for R = 13:9 
. (a) Waveforms of i and v . (b) Peak values of i . (c) Phase portrait of peak values of i and v . (d) Waveform of i .
(e) Enlarged waveforms of i (lower) and i (upper). (f) Harmonic spectrum of i .
Fig. 8. Power factor of the SSIPP as the load resistance varies.
According to the operating mechanism of SSIPP, when the
boost PFC preregulator operates in DCM, we have
(11)
where and are the peak value of input current and
the duty cycle in the th switching period for a half line cycle,
respectively. In the normal operation, the control voltage
within a half line cycle is approximately constant, as shown pre-
viously in Fig. 4. This implies that the duty cycle almost remains
the same within a half line cycle since the duty cycle is deter-
mined by the intersection of the control voltage and the
ramp signal . Thus, from (11), the peak value of the input
Fig. 9. Phase portrait of peak values of i and v in many line cycles for R =
20:2 
.
current can well track the variation of the input voltage, which
guarantees unity power factor.
In our study, the forward output regulator is also designed to
operate in DCM. From the equivalent circuit given in Fig. 2,
the input of the forward output regulator is the output of the
boost PFC preregulator, i.e., the voltage across the storage
capacitor . Usually, is only crudely regulated by the boost
PFC preregulator, and thus can be considered as a dc voltage
superposed by a small ripple. If the capacitance of is
sufficiently large, the ripple is negligible and at steady state
is approximately the dc voltage . In Redl et al. [3], it has been
shown that is independent of the load variation for SSIPP
operating in DCM–DCM. An equation for , which can be
solved numerically, was given in [3]. For the system considered
Authorized licensed use limited to: IEEE Xplore. Downloaded on December 17, 2008 at 23:13 from IEEE Xplore.  Restrictions apply.
1730 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 54, NO. 8, AUGUST 2007
Fig. 10. Full schematic diagram of experimental circuit.
in our paper, a similar equation can be obtained and is given by
(see Appendix for detailed derivation)
(12)
where is the line period.4
It is important to point out that the DCM operation of the
forward output regulator is only limited to the specific parameter
regions. In the steady state, if we ignore the small ripple of ,
the forward output regulator can be approximately regarded as
a buck converter operating in DCM with a dc input voltage .
Hence, the inequality [24]
(13)
must be satisfied to ensure the DCM operation. Here, is the
ratio of the steady-state output voltage to input voltage
for the forward output regulator. Clearly, is a constant since
is independent of load variation.
In the normal operation, when the load resistor is de-
creased, i.e., the output power is increased, this inequality may
be violated for some specific choice of parameter region. When
it happens, the DCM operation of the forward output regulator
cannot be maintained, and the MCM operation emerges. This is
the so-called border collision which has been widely observed
in dc-dc converters [19]. Specifically, this border collision is
ignited by the change of the state-space dimension, which has
been reported in the dc-dc boost converter [20], [21]. Here,
the border collision results in a local oscillation of the control
voltage within the line cycle, as shown earlier in Figs. 5–7.
Therefore, the duty cycle in a half line cycle will also oscil-
late, which leads to the oscillation of as given in (11).
Consequently, in this case, the peak value of the input current
cannot correctly track the variation of the input voltage,
causing serious degradation of the power factor.
Unlike simple dc-dc converters, the SSIPP under study con-
sists of two stages and has a time-varying input. Thus, it would
4The SSIPP in [3] actually uses a flyback stage as the regulating stage,
whereas a forward stage is used in our study here.
be rather complicated to study the specific type of border colli-
sion via the analytical means proposed in Banerjee et al. [20],
[22]. However, we observe that the border collision shown here
is qualitatively similar to that studied in [23], where the border
collision gives rise to the quasi-periodicity. In our study here,
the periodic orbit also bifurcates to a quasi-periodic one as the
system shifts its operation from DCM–DCM to DCM–MCM.
Fig. 9 shows the phase portrait of peak values of and in
many line cycles for ,5 which may better illustrate
the appearance of quasi-periodicity. As stated in [23], we further
conjecture that the discrete map of the system (if derived) under-
goes a nonsmooth Neimark–Sacker bifurcation, which means
that a complex conjugate pair of eigenvalues jump discontinu-
ously out of the unit circle when border collision occurs.
Remarks on Practical Design Previous studies on SSIPP have
mainly focused on the steady-state design and control aspects.
The detailed dynamical behavior as well as its potential adverse
influence on the system’s performance have seldom been in-
vestigated. Specifically, some conventional viewpoints can be
re-examined in the light of this study. For instance, it has been
considered that slipping into CCM at or close to full load for
output regulator is not necessarily harmful [3]. However, it is
clearly seen here that the change of operation mode as the load
varies can result in slow-scale instability which will lead to
degradation of PFC performance. Thus, it is desirable, by de-
sign, to make the system work in DCM–DCM in the whole
load range such that slow-scale instability can be completely
avoided.
VI. EXPERIMENTAL VERIFICATIONS
To verify the observed slow-scale instability, an experimental
circuit prototype of the SSIPP under study has been built. Fig. 10
shows the full schematic diagram of the experimental circuit
with detailed specifications indicated. It should be noted that the
dc gain and time constant of the PI controller are found
by direct measurement to be consistent with those used in the
simulations.
5To clearly illustrate the oscillation, all phase portraits in Section III are
plotted only for a half line cycle
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Fig. 11. Measured waveforms forR = 37:9
. (a) Line voltage (50 V/div) and
current (50 mV/div), time scale: 10 ms/div. (b) Control voltage (upper trace: 1
V/div) and current of L (lower trace: 50 mV/div), time scale: 5 ms/div. (c)
Current of L (lower trace: 50 mV/div) and current of L (upper trace: 100
mV/div), time scale: 2 ms/div. (d) Harmonic spectrum of line current. The lower
part of (a) and (c) also shows the enlargement of the selected waveforms.
In our experiment, digital oscilloscope Agilent 54622D and
current probe Tektronix A622 (100 mV/A) are used to capture
the measured waveforms. Also, power analyzer module Tek-
tronix TPS2PWR1 is employed to measure the harmonics of
line current up to the 50th order.
Fig. 11 shows the measured waveforms for ,
where the system works in stable operation. Fig. 11(a) shows
the line voltage and current waveforms. It can be observed that
there is no distortion in the line current. Fig. 11(b) shows the
Fig. 12. Measured waveforms forR = 20:2
. (a) Line voltage (50 V/div) and
current (100 mV/div), time scale: 10 ms/div. (b) Control voltage (upper trace:
1 V/div) and current of L (lower trace: 100 mV/div), time scale: 5 ms/div. (c)
Current of L (lower trace: 100 mV/div) and current of L (upper trace: 200
mV/div), time scale: 2 ms/div. (d) Harmonic spectrum of line current. The lower
part of (a) and (c) also shows the enlargement of the selected waveforms.
control voltage and the current of . It can be clearly observed
that the control voltage is approximately constant and there is no
oscillation in the current of . Fig. 11(c) shows the currents in
both and , from which we observe that the system operates
in DCM–DCM operation mode. Fig. 11(d) shows the spectrum
of the line current.
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Fig. 13. Measured waveforms forR = 18:6
. (a) Line voltage (50 V/div) and
current (100 mV/div), time scale: 10 ms/div. (b) control voltage (upper trace: 1
V/div) and current of L (lower trace: 100 mV/div), time scale: 5 ms/div. (c)
Current of L (lower trace: 100 mV/div) and current of L (upper trace: 200
mV/div), time scale: 2 ms/div. (d) Harmonic spectrum of line current. The lower
part of (a) and (c) also shows the enlargement of the selected waveforms.
Fig. 12 shows the measured waveforms for ,
where slow-scale instability just occurs. Fig. 12(a) shows the
line voltage and current waveforms, from which we observe
very small distortion in the line current. Fig. 12(b) shows the
control voltage and the current of . Here, the slight oscillation
Fig. 14. Measured waveforms forR = 13:9
. (a) Line voltage (50 V/div) and
current (100 mV/div), time scale: 10 ms/div. (b) control voltage (upper trace: 1
V/div) and current of L (lower trace: 100 mV/div), time scale: 5 ms/div. (c)
current of L (lower trace: 100 mV/div) and current of L (upper trace: 200
mV/div), time scale: 2 ms/div. (d) harmonic spectrum of line current. The lower
part of (a) and (c) also shows the enlargement of the selected waveforms.
of the control voltage and the current in is clearly evident.
Fig. 12(c) shows the currents in both and . We observe
that some part of the current in enters CCM, implying that
the system operates in DCM–MCM operation mode. Fig. 12(d)
shows the spectrum of the line current, from which we observe
small spectral components around the 31st harmonics.
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Fig. 15. Measured stability boundary in the parameter space of input voltage
V (rms of v ) versus load resistance R.
Fig. 13 shows the measured waveforms for ,
where slow-scale instability appears with a larger oscillation
amplitude. Fig. 13(a) gives the line voltage and current wave-
forms, which show large distortion in the line current. Fig. 13(b)
shows the control voltage and the current in , the oscillating
amplitudes of which are obviously larger than those for
. Fig. 13(c) shows the currents in both and . We
can readily observe that the current in operates in MCM and
the system works in DCM–MCM operation mode. Fig. 13(d)
shows the spectrum of the line current. We can see that there
are some spectral components around the 31st harmonics, with
a larger magnitude than those for shown earlier in
Fig. 12(d).
Fig. 14 presents the measured waveforms for ,
where slow-scale instability seriously develops. Fig. 14(a) gives
the line voltage and current waveforms, showing significant dis-
tortion in the line current compared to that for
shown earlier in Fig. 13(a).Fig. 14(b) shows the control voltage
and the current of , which have a more severe oscillation.
Fig. 14(c) shows the currents in both and , from which
CCM operation of the current in can be observed in some
time intervals. Thus, the system works in MCM–MCM opera-
tion mode. Fig. 14(d) shows the spectrum of the line current. We
observe spectral components around the 23rd harmonics having
larger amplitudes than those for around the 31st
harmonics.
Comparing the results from simulations and experiments, we
can conclude that they agree very well with each other quali-
tatively. The discrepancies can be attributed to the presence of
parasitics in the experimental setup, measurement errors in
and , and the removal of harmonics of by filtering in the
experimental circuits.
Finally, the boundaries of slow-scale instability at different
input voltages are found. For convenience in making compar-
ison, we use (12) and (13) to obtain the operation boundary
within which slow-scale instability does not occur. Fig. 15
shows such a stability boundary in the parameter space of
input voltage versus load resistance. As shown in Fig. 15, the
experimental results agree very well with the analytical results.
This verifies the validity of (12) and (13) in locating the normal
operating region.
VII. CONCLUSION
PFC has become a primary concern for switching power
supplies. For low power applications, the SSIPP is a cost ef-
fective solution which is widely used in practical applications.
Although the steady-state design and control of the SSIPP have
been thoroughly studied for many years, the detailed dynamics
of this system, so far, has not been completely explored or
clearly understood. In this paper, the slow-scale instability
of an SSIPP operating in DCM–DCM has been reported. We
have reported the results from “exact” cycle-by-cycle circuit
simulations, and have discussed the effects of the slow-scale
instability on power factor as the load resistance decreases.
Moreover, it has been found that such instability is essentially
caused by the so-called border collision. It is further shown that
the border collision observed here is effectively a nonsmooth
Neimark–Sacker bifurcation. By considering the transition
between operation modes, the analytical expressions that define
the normal operation boundary have been derived. Finally,
an experimental circuit prototype has been built to verify the
observations made from simulations. Since the slow-scale
instability can greatly affect power factor and harmonic distor-
tion, the results obtained here will be useful to the design of
single-stage PFC power supplies.
APPENDIX
DERIVATION OF EQUATION FOR CALCULATING
In the steady state, the voltage across the storage capacitor
can be determined by equating the energy absorbed from the ac
line during a half line cycle with the energy delivered to the load
during the same half line cycle. Thus, the energy equality can
be written as
(14)
where is the input current from the ac line and is the output
current upon the load at steady state. Since , the above
equation can be re-written as
(15)
For brevity, we denote the on time of switch , diode and
by and , respectively. By inspection of the
waveforms shown in Fig. 3, and can be represented by
as follows:
(16)
(17)
Furthermore, the averaged over the switching cycle is given
by
(18)
(19)
Since for most practical applications, we have
(20)
(21)
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Now, consider the charge balance on the forward output regu-
lator, i.e.,
(22)
Substituting (17) into the above equation, can be obtained as
(23)
Hence, substituting both (21) and (22) into (15) yields
(24)
from which can be numerically obtained.
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